Input Complex, 16-bit real + 16-bit imaginary, natural order Output Complex, 16-bit real + 16-bit imaginary, bit-reversed order The SDF architecture computes the DFT serially, one sample per clock.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results